# HL 49 Devices

Time: Thursday 15:15–16:30

HL 49.1 Thu 15:15 BEY 154

80 GHz Passive Mode Locking of InGaAs Quantum Dot Lasers Emitting at 1.3  $\mu$ m — •GERRIT FIOL<sup>1</sup>, M. KUNTZ<sup>1</sup>, F. HOPFER<sup>1</sup>, M. LÄMMLIN<sup>1</sup>, C. SZEWC<sup>1</sup>, D. BIMBERG<sup>1</sup>, A.R. KOVSH<sup>2</sup>, and N.N. LEDENTSOV<sup>1,2</sup> — <sup>1</sup>Technische Universität Berlin, Institut für Festkörperphysik, PN 5-2, Hardenbergstrasse 36, 10623 Berlin, Germany — <sup>2</sup>NL Nanosemiconductor GmbH, Konrad-Adenauer-Allee 11, 44263 Dortmund, Germany

The sample structure incorporating a 15-fold stack of InGaAs QDs emitting at 1.3  $\mu$ m was grown by MBE. The wafers were processed into two-sectional ridge waveguide structures with a 20  $\mu$ m gap between the sections to ensure good electrical insulation. All samples were mounted p-side up and were electrically contacted with a two-channel probe head. The section lengths of the devices were  $1800/200 \ \mu m$  for the 20 GHz device, 900/100  $\mu$ m for the 40 GHz device and 450/50  $\mu$ m for the 80 GHz device. An autocorrelator was used to measure the pulse width. The 20 GHz device was passively mode-locked. The shortest deconvoluted pulse width best fitted by a sech2 shaped pulse was 900 fs, which is the shortest pulse width for all devices we investigated. The 40 GHz device was hybridly and passively mode-locked. The deconvoluted pulse width ranged from 1.8 to 6 ps with a time-bandwidth-product of  $\Delta \tau \Delta \nu = 0.72$  for the shortest pulse width. The locking range for hybrid mode locking was 7 MHz at a RF power of 7dBm. The minimum pulse width we achieved at 80 GHz was 1.5 ps. The corresponding spectrum yields a time-bandwidth product of 1.7, which is well above the Fourier transform limit of 0.32.

### HL 49.2 Thu 15:30 BEY 154

Comparison of carbon nanotube field-effect-transistor architectures: Schottky-barrier, conventional and tunneling CNFETs — •JOACHIM KNOCH<sup>1</sup>, JOERG APPENZELLER<sup>2</sup>, YU-MING LIN<sup>2</sup>, ZHI-HONG CHEN<sup>2</sup>, and PHAEDON AVOURIS<sup>2</sup> — <sup>1</sup>Institute of Thin Films and Interfaces, ISG1-IT, Forschungszentrum Juelich, D-52425 Juelich — <sup>2</sup>IBM T.J. Watson Research Center, Yorktown Heights, NY 10598, USA

Carbon nanotube field-effect-transistors (CNFETs) have recently attracted an increasing attention as building blocks of a future nanoelectronics and tremendous progress towards a real application has been made. Here, we present experimental as well as simulation results on three different CNFET device designs: the Schottky-barrier CNFET (SB-CNFET) with metallic source/drain contacts, the conventional CNFET (c-CNFET) with doped source/drain electrodes and the tunneling CN-FET (t-CNFET) based on band-to-band tunneling. While a c-CNFET, in principle, exhibits a superior on- and off-state performance if compared to SB-CNFET it is shown that ultimately scaled c-CNFETs suffer from a charge pile-up that strongly deteriorates the device's off-state. In contrast, the t-CNFET allows for an excellent off-state. Due to the smallness of nanotubes (both, in terms of geometry as well as the onedimensionality of electronic transport properties) the t-CNFET design makes possible field-effect transistor devices with an inverse subthreshold slope significantly smaller than 60mV/dec while at the same time, an excellent on-state is achievable.

## HL 49.3 Thu 15:45 BEY 154

Hydrogenated Microcrystalline Silicon Thin Film Transistors — •KAH-YOONG CHAN<sup>1,2</sup>, EERKE BUNTE<sup>1</sup>, HELMUT STIEBIG<sup>1</sup>, and DIETMAR KNIPP<sup>2</sup>—<sup>1</sup>Research Center Jülich, Institute of Photovoltaic, 52425 Jülich, Germany — <sup>2</sup>International University Bremen, School of Engineering and Science, 28759 Bremen, Germany

Hydrogenated microcrystalline silicon ( $\mu$ c-Si:H) has recently been proven to be a promising material for thin film transistors TFTs. Electron carrier mobility of >100cm2/Vs, deconvoluted from  $\mu$ c-Si:H TFT characteristics has been demonstrated [1]. The high carrier mobility and good stability of the transistors is caused by the presence of crystalline silicon domains with a typical crystal diameter of 5-20nm. In our study, we developed top-gate staggered  $\mu$ c-Si:H TFTs on glass substrate using plasma enhanced chemical vapor deposition (PECVD). Device structures were fabricated by photolithography ranging from 10 $\mu$ m to 100 $\mu$ m channel length and 100 $\mu$ m to 1000 $\mu$ m channel width. The electrons were injected in the channel via 30nm thick n-type  $\mu$ c-Si:H layer. The thin n-type film prepared at ~280°C exhibits room temperature dark conductivity of ~10S/cm and an activation energy of ~17meV. The channel of the transistor was formed by intrinsic  $\mu$ c-Si:H prepared at ~200°C in the regime near the transition to the amorphous growth (crystalline volume fraction > 50%). The dielectric was realized by PECVD deposited SiO2 film at ~150°C. The fabrication process together with first experimental results from the electrical characterizations of the  $\mu$ c-Si:H TFTs will be presented. 1. C-H. Lee, A. Sazonov, A. Nathan, Mater. Res. Soc. Symp. Proc. Vol. 862 (2005) A17.5.1-6.

#### HL 49.4 Thu 16:00 BEY 154

Impact of the body thickness on the performance of siliconon-insulator Schottky-barrier metal-oxide-semiconductor fieldeffect-transistors — •JOACHIM KNOCH<sup>1</sup>, MIN ZHANG<sup>1</sup>, SIEGFRIED MANTL<sup>1</sup>, and JOERG APPENZELLER<sup>2</sup> — <sup>1</sup>Institute of Thin Films and Interfaces, ISG1-IT, Forschungszentrum Juelich, D-52425 Juelich — <sup>2</sup>IBM T.J. Watson Research Center, Yorktown Heights, NY 10598, USA

Schottky-barrier MOSFETs are an attractive alternative to conventional MOSFETs. Due to metallic electrodes in direct contact with the channel they offer low extrinsic parasitic resistances, excellent scalability down to smallest dimensions and easy processing. However, because of the Schottky barriers, SB-MOSFETs show an inferior intrinsic performance in terms of Ion/Ioff if compared to conventional devices: A high SB not only deteriorates the transistor's on-state but also causes a poor subthreshold behavior. Here we present experimental and simulation results on ultrathin body (UTB) SOI SB-MOSFETs and show that the use of UTB SOI strongly improves the devices on- as well as off-state. An analytical approximation for the off-state is given that shows that the inverse subthreshold slope scales as the square-root of the SOI thickness. In addition, threshold voltage variations that appear in UTB SOI SB-MOSFETs will be discussed. Two different mechanisms are responsible for this, namely the above mentioned strong dependence of the device performance on the SOI thickness and vertical quantization due to the confinement of carriers between the gate and the buried oxide. Design rules are given of how to avoid too large threshold voltage variations and at the same time achieve a good device performance.

### HL 49.5 Thu 16:15 BEY 154

Dynamic and static properties of quantum-dot based semiconductor optical amplifiers at 1.3  $\mu$ m — •MATTHIAS LÄMMLIN<sup>1</sup>, G. FIOL<sup>1</sup>, M. KUNTZ<sup>1</sup>, F. HOPFER<sup>1</sup>, N.N. LEDENTSOV<sup>1,2</sup>, A.R. KOVSH<sup>2</sup>, A. JACOB<sup>3</sup>, A. UMBACH<sup>3</sup>, and D. BIMBERG<sup>1</sup> — <sup>1</sup>Institut fuer Festkoerperphysik, Technische Universitaet Berlin, PN5-2, Hardenbergstr. 36, 10623 Berlin, Germany — <sup>2</sup>NL Nanosemiconductor GmbH, Konrad-Adenauer-Allee 11, 44263 Dortmund, Germany — <sup>3</sup>u2t Photonics AG, Reuchlinstrasse 10/11, 10553 Berlin, Germany

Quantum dot (QD) based semiconductor optical amplifiers (SOAs) operating at 1.3  $\mu$ m grown by molecular beam epitaxy containing In-GaAs/GaAs QDs are presented. Static gain properties of SOAs based on 10 stacks of QDs are evaluated with respect to input power, wavelength and injection current. Measurements show a chip gain up to 24 dB with a signal-to-ASE ratio of 30 dB. The polarization dependence of these devices shows a TE/TM ratio of 8 dB. Gain measurements of SOAs (15 stacks of QDs, 4 mm long) are compared with a rate equation model. A chip gain of 26 dB is realized here. The modeling of the gain characteristics of these SOAs is matched to the performance of alike lasers and predicts a 40 dB amplification under ideal biasing and input power conditions. Using a hybrid mode-locked QD laser at 20 GHz with 710 fs pulse widths as input signal ultrafast amplification with no observable degradation of the amplified ultrashort pulse train is demonstrated. This work is funded by the SANDiE Network of Excellence of the European Commission, contract number NMP4-CT-2004-500101, and the State of Berlin in the framework of the Zukunftsfond Berlin (TOB).