DPG Phi
Verhandlungen
Verhandlungen
DPG

Münster 2017 – scientific programme

Parts | Days | Selection | Search | Updates | Downloads | Help

T: Fachverband Teilchenphysik

T 72: Postersitzung Teilchenphysik

T 72.5: Poster

Tuesday, March 28, 2017, 16:45–19:00, F Foyer

Tests of final hardware revision of the Belle II PXD data reduction system — •Dennis Getzkow, Wolfgang Kühn, Sören Lange, Thomas Geßler, Klemens Lautenbach, and Simon Reiter — Justus-Liebig-Universität Gießen, II. Physikalisches Institut

The Belle II physics data taking is scheduled in October 2018, with a planned factor ≤ 40 higher luminosity as its predecessor, the Belle experiment. For the pixel detector (PXD) DEPleted Field Effect Transistors (DEPFET) are used, with ∼8×106 pixels in total. As increased luminosity implies increased background, online filtering of incomning raw data of ∼20 GB/s is a crucial part of the PXD readout chain. The hardware platform is based upon ATCA (Advanced Telecommunications Architecture), Xilinx Virtex-5 FX70T FPGAs and high speed optical link technology (6.5 Gbps), and called ONline SElection Nodes (ONSEN). The reduction is based on calculated Regions-Of-Interest (ROIs), calculated by a high level trigger running on a PC farm. The full ONSEN system consists of 9 ATCA carrier boards with 33 daughter cards.

Tests procedures for final hardware will be presented.

This work was supported by the Bundesministerium für Bildung und Forschung under grant number 05H15RGKBA.

100% | Mobile Layout | Deutsche Version | Contact/Imprint/Privacy
DPG-Physik > DPG-Verhandlungen > 2017 > Münster