DPG Phi
Verhandlungen
Verhandlungen
DPG

Dresden 2006 – scientific programme

Parts | Days | Selection | Search | Downloads | Help

HL: Halbleiterphysik

HL 48: Preparation and characterization

HL 48.1: Talk

Thursday, March 30, 2006, 15:15–15:30, POT 151

Silicon Nanowire Surround-Gate Field-Effect Transistor — •Volker Schmidt1, Heike Riel2, Stephan Senz1, Siegfried Karg2, Walter Riess2, and Ulrich Goesele11Max-Planck Institute of Microstructure Physics, Weinberg 2, 06120 Halle Germany — 2IBM Zurich Research Laboratory, Saeumerstrasse 4, 8803 Rueschlikon, Switzerland

A generic process for fabricating a vertical surround-gate field-effect transistor based on epitaxially grown nanowires is presented. Exemplarily, we used Si nanowires and show a first electrical characterization proving the feasibility of the process developed and the basic functionality of this device.

100% | Mobile Layout | Deutsche Version | Contact/Imprint/Privacy
DPG-Physik > DPG-Verhandlungen > 2006 > Dresden