Parts | Days | Selection | Search | Updates | Downloads | Help

T: Fachverband Teilchenphysik

T 73: DAQ-Systeme

T 73.5: Talk

Wednesday, February 29, 2012, 17:45–18:00, VG 1.102

Data Concentrator for the BELLE II DEPFET Pixel Detector — •Michael Schnell, Carlos Mariñas, and Jochen Dingfelder — Physikalisches Institut, Universität Bonn

The innermost two layers of the BELLE II detector located at the KEK facility in Tsukuba, Japan, will be covered by high granularity DEPFET pixel (PXD) sensors. This leads to a high data rate of around 60 Gbps, which has to be significantly reduced by the Data Acquisition System. To perform the data reduction the hit information of the surrounding silicon strip detector (SVD) is used to define so-called Regions of Interest (ROI) and only hits inside these ROIs are saved. The ROIs are computed by reconstructing track segments from SVD data. A data reduction of up to a factor of 10 can be achieved this way. All the necessary processing stages, the receiving and multiplexing of the data on many optical links from the SVD, the track reconstruction and the definition of the ROIs, are performed by the Data Concentrator. The planned hardware design is based on a distributed set of Advanced Mezzanine Cards (AMC) each equipped with a Field Programmable Gate Array (FPGA) chip.

In this talk, the firmware development of the algorithms and the hardware implementation of the Data Concentrator are discussed. In addition, preliminary studies of track reconstruction algorithms, that could be used for FPGA-based tracking, are presented.