DPG Phi
Verhandlungen
Verhandlungen
DPG

Münster 2017 – wissenschaftliches Programm

Bereiche | Tage | Auswahl | Suche | Aktualisierungen | Downloads | Hilfe

T: Fachverband Teilchenphysik

T 94: Pixeldetektoren 4

T 94.6: Vortrag

Mittwoch, 29. März 2017, 18:00–18:15, VSH 116

65 nm Pixel Readout-Chip Verification and Characterization Environment for the High-Luminosity Upgrade of the ATLAS Detector within the RD53 CollaborationViacheslav Filimonov, Tomasz Hemperek, Fabian Hügging, Jens Janssen, Hans Krüger, David-Leon Pohl, Piotr Rymaszewski, •Marco Vogt, Jochen Dingfelder, and Norbert Wermes — Physikalisches Institut der Universität Bonn

With the LHC High Luminosity upgrade, multiple new challenges will arise for the involved particle detector systems.

Due to significantly increased hit rates, new readout chips with highly complex digital architectures will have to deliver drastically increased data rates and ensure unprecedented radiation tolerance, especially close to the interaction point.

The collaboration "RD53" was formed to approach these challenges, by designing a pixel readout chip in a 65 nm CMOS process, suitable for the inner layers of both the ATLAS and the CMS experiment.

In order to verify the digital design and to characterize the prototype chips, a test and data acquisition environment consisting of software frameworks and custom hardware is currently being developed in Bonn. One important aspect is the ability to use the same Verilog/Python framework for the hardware as well as during the design verification process.

The concept and status of this test environment will be presented, as well as a summary about the new hybrid pixel readout chip.

100% | Mobil-Ansicht | English Version | Kontakt/Impressum/Datenschutz
DPG-Physik > DPG-Verhandlungen > 2017 > Münster