DPG Phi
Verhandlungen
Verhandlungen
DPG

Bonn 2020 – wissenschaftliches Programm

Die DPG-Frühjahrstagung in Bonn musste abgesagt werden! Lesen Sie mehr ...

Bereiche | Tage | Auswahl | Suche | Aktualisierungen | Downloads | Hilfe

T: Fachverband Teilchenphysik

T 48: Pixel detectors III

T 48.4: Vortrag

Mittwoch, 1. April 2020, 17:15–17:30, H-HS V

Development of a serial data link IC in 65nm CMOS for the RD53B HL-LHC pixel readout chipTomasz Hemperek, Hans Krüger, Konstantinos Moustakas, •Piotr Rymaszewski, Marco Vogt, Tianyang Wang, and Norbert Wermes — Physikalisches Institut Universität Bonn, Bonn, Germany

The LHC High Luminosity upgrade will result in a significant change of environment in which particle detectors are going to operate, especially for devices very close to the interaction point like pixel detector electronics. The performance requirement for the pixel readout chip resulting from these changes are very similar for ATLAS and CMS experiments, therefore the groups decided to work together on the design. This collaboration, named RD53, already delivered a first large scale prototype (RD53A) and is now close to finishing the second one (RD53B). This talk presents the I/O interface of RD53B chip, focusing especially on some timing-critical circuit blocks: CDR (Clock Data Recovery), serializer and CML (Current Mode Logic) output driver. The CDR recovers clock from 160 Mbps incoming data stream and produces a 1.28 GHz clock to be used by the serializer. The double data rate serializer combines 20 data streams into a single 1.28 Gbps stream, which is sent off-chip by a CML driver. The talk will include the circuit description, explanation of the main differences between RD53A and RD53B implementations, and measurement results, especially on radiation hardness (TID and SEE) from a small scale I/O prototype chip.

100% | Mobil-Ansicht | English Version | Kontakt/Impressum/Datenschutz
DPG-Physik > DPG-Verhandlungen > 2020 > Bonn